

## Description

# SYSTEM AND METHOD FOR DATA PHASE REALIGNMENT

### BACKGROUND OF INVENTION

[0001] Field of the Invention

[0002] The present invention relates to high-speed, synchronous data transfer operations, and particularly, to a single stage delay clock crossing buffer circuit for enabling data transfer operations from a device being clocked at one domain, to another device clocked at a same frequency, but out of phase.

[0003] Description of the Prior Art

[0004] In many digital systems, there are often used independent clocks to drive different functional circuits. For example, certain processing blocks, e.g., bus, memory, I/O, may all operate on independent clocks. In complex logic designs having multiple clock domains, it is frequently required that data be transferred from one such clock domain to

another such clock domain. Various techniques for such transfer are known to those skilled in the art; the technique selected being dependent on latency requirements, whether the clock frequencies are similar, etc.

[0005] A clock-domain crossing occurs when a signal data clocked by a first clock, e.g. a data transmit clock, is sampled by a register clocked by a second clock, e.g., receive clock, that is asynchronous to the transmit clock. Figure 1(a) illustrates a circuit structure according to the prior art that includes an electronic flip-flop device 112, e.g., a D-flip flop, which is clocked in clock domain 110 by CLOCK\_A, the output of which is connected to the input of another flip-flop device 124 which is clocked in a second clock domain 120 by CLOCK\_B. If CLOCK\_A and CLOCK\_B are guaranteed to be the same frequency, then these domains are not asynchronous to each other, and for some phase relationships between CLOCK\_A and CLOCK\_B, the data transfer will function correctly. However for some phase relationships between CLOCK\_A and CLOCK\_B, the data will transition at the input to the second flip-flop device such that the setup and/or hold time of the flip-flop is violated. That is, the data signal may change value very close to the edge of the receive Clock\_B, causing the out-

put of the sampling device enter a meta-stable state or latch an erroneous value. As a result, the circuit will fail for these cases.

[0006] Figure 1(b) illustrates a circuit structure according to the prior art that includes a flip-flop device 132 which is clocked in clock domain 130 by CLOCK\_A, the output of which is connected to the input of another flip-flop device 142 which is clocked in a second clock domain 140 by CLOCK\_B. Whereas the flip-flop device 124 in Figure 1(a) was clocked by the rising edge of CLOCK\_B, the flip-flop device 142 in Figure 1(b) is clocked by the falling edge of CLOCK\_B. The output of flip-flop 142 connects to an additional flip-flop device 144 which is clocked by the rising edge of CLOCK\_B, thus providing equivalent phase alignment for the two cases. As in the circuit of Figure 1(a), the circuit of Figure 1(b) will work for some phase relationships between the clocks and will fail for other phase relationships.

[0007] For example, assuming that in each case (Figures 1(a) and 1(b)) the propagation delay of data from the rising edge of CLOCK\_A, through the first flip-flop device, to the input of the second flip-flop device is less than one half of the clock cycle. Then, the phase relationships for which the

circuit in Figure 1(a) fails are mutually exclusive with the phase relationships for which the circuit in Figure 1(b) fails. Since the phase relationship between CLOCK\_A and CLOCK\_B is unknown, neither circuit in Fig. 1 may be used reliably.

- [0008] To avoid unpredictable behavior this instability, circuits must be designed to properly synchronize all signals that cross clock domain.
- [0009] One typical solution to the problem, when transferring data from one clock domain to another of the same frequency, a large clock crossing buffer is provided with a write and read pointer incrementing from the respective clocks through the buffers. This approach has a data delay directly associated with the number of buffers. For instance, assuming that data must be transferred continuously across this clock domain crossing, one such solution is to implement a First-In First-Out (FIFO) register file. Data is written to the FIFO synchronous to CLOCK\_A, and is read from the FIFO synchronous to CLOCK\_B. The write address and read address are initialized such that at any given moment the FIFO register being written is never the same as the FIFO register being read. While effective, this solution requires a FIFO register N-deep and n-bit wide

register file, where  $n$  is the width of the data path, and  $N$  is typically greater than or equal to 4. This solution also introduces approximately  $N/2$  clock cycles of latency into the data path.

- [0010] It would thus be highly desirable to provide a circuit structure and method for transferring data from one clock domain to another clock domain where the two clock domains are of the same frequency, and have fixed but unknown phase relationship to each other.
- [0011] It would thus be highly desirable to provide a circuit structure and method for transferring data from one clock domain to another utilizing one or two buffers without violating set up and hold times.

## SUMMARY OF INVENTION

- [0012] It is an object of the present invention to provide a circuit structure and method for transferring data from one clock domain to another clock domain where the two clock domains are of the same frequency, and have fixed but unknown phase relationship to each other.
- [0013] It is a further object of the present invention to provide a circuit structure and method for transferring data from one clock domain to another utilizing one or two buffers without violating set up and hold times.

[0014] The present invention teaches a single stage delay clock crossing buffer circuit for two clocks with stable phase relationships to each other. Using the relationship of the phase of the two clocks, data can be read in one clock domain and written to another using only two buffers and variations of the clocks so that read and write points never occur at the same time.

[0015] It is another object of the present invention to provide a circuit structure and method for transferring n-bits of data from one clock domain to another clock domain where the two clock domains are of the same frequency, and have fixed but unknown phase relationship to each other.

[0016] According to the present invention, there is provided a system and method for aligning data transferred across circuit boundaries having different clock domains. The system includes a buffer circuit comprising a latch for receiving data clocked in a first clock domain and latching the received data in a second clock domain by one of a first edge of a second clock signal, or a second opposite edge of the second clock signal. The first and second clock signals are of the same frequency but operating out of phase. A control circuit receives the first and second

clock signals and determines a phase relationship there-between. The control circuit generates a control signal based on the determined phase relationship which is implemented for selecting one of a rising edge of the second clock signal, or a falling edge of the second clock signal, for latching action in the second clock domain. Reliable data transfer operation is provided for all possible phase relationships of the first and second clock signals.

[0017] The present invention may be advantageously applied in a large die having a significant amount of clock skew. Integration of this clock crossing buffer circuit allows the data to realign with the circuits.

#### **BRIEF DESCRIPTION OF DRAWINGS**

[0018] Further features, aspects and advantages of the apparatus and methods of the present invention will become better understood with regard to the following description, appended claims, and the accompanying drawing where:

[0019] Figures 1(a) and 1(b) illustrate respective circuit diagrams demonstrating the clock-domain crossing phenomena that occurs when a signal data clocked by a first clock is sampled by a register clocked by a second clock that is asynchronous to the first clock.

[0020] Figure 2 illustrates a data path circuit according to a pre-

ferred embodiment of the present invention.

- [0021] Figure 3 illustrates a control circuit for ensuring reliable operation for all possible clock phase relationships in the data path circuit shown in Figure 2.
- [0022] Figure 4 depicts timing waveforms related to the data path control circuit of Figure 3.

## DETAILED DESCRIPTION

- [0023] The present invention is directed to a circuit structure and method for transferring data from one clock domain to another clock domain where the two clock domains are of the same frequency, and have fixed but unknown phase relationship to each other.
- [0024] Figure 2 depicts the circuit structure, herein referred to as a data path or clock crossing buffer circuit 200, of the present invention, for which multiple instances may be provided depending upon the width of the data path. Thus, as shown in Figure 2, for a particular application, "n" instances of buffer circuit i.e., buffer circuits 200, ..., 200n, may be utilized, where n is the width of the data path. As will be explained in greater detail below with respect to Figure 3, there is described an embodiment of a control circuit 300 that provides a multiplexor select signal to all "n" instances of the clock crossing buffer circuit.

[0025] As shown in Figure 2, the data path circuit 200 includes three flip-flop devices per data bit in the data path, which is at least one fewer than a typical prior art FIFO implementation with  $N = 4$ . While the disclosed invention will result in a data path latency of approximately 1 clock cycle, it is at least one clock cycle less than a typical prior art FIFO implementation with  $N = 4$ .

[0026] The data path circuit shown in Figure 2 includes a first flip-flop device 210, e.g. a data-type or D flip-flop, which is clocked in the first clock domain by CLOCK\_A, and two flip-flop devices 220,230 which are clocked in the second clock domain by alternate edges of CLOCK\_B. In one preferred aspect of the invention, the first flip-flop 210 is triggered on a clock rising edge, i.e., uses the rising edge of CLOCK\_A to clock flip-flop 210; the second flip-flop 220 is triggered on the falling edge of CLOCK\_B to clock flip-flop 220; and, the rising edge of CLOCK\_B is used to clock the third flip-flop 230. It is understood that in an alternate embodiment (not shown), the falling edge of CLOCK\_A may be used to clock flip-flop 210, the rising edge of CLOCK\_B may be used to clock flip-flop 220, and the falling edge of CLOCK\_B may be used to clock flip-flop device 230.

[0027] The data path circuit shown in Figure 2 additionally includes a multiplexor device 240 which selects between either the output of flip-flop device 210 or, the output of flip-flop device 220 as the input to flip-flop device 230. The multiplexor 240 is controlled in common with all such multiplexors for the n-bit wide data path by the control circuit 300 (Figure 3). In a preferred embodiment shown in Figure 2, when the multiplexor control signal 245 is equal to a logic '0', the output of flip-flop device 210 is selected as the input to flip-flop 230, and the circuit is the equivalent of Figure 1(a). When the multiplexor control signal 245 is equal to a logic '1', the output of flip-flop device 220 is selected as the input to flip-flop device 230, and the circuit is the equivalent of Figure 1(b). It is understood that in an alternative embodiment, an opposite polarity for the multiplexor control signal 245 may be used. It is the function of the control circuit to determine from the phase relationship between CLOCK\_A and CLOCK\_B which configuration may be used reliably, and to select multiplexor 240 accordingly. It is understood that the multiplexor select signal 245 is common to all bits in the n-bit wide data path.

[0028] It is understand that in an alternative embodiment, the

first flip-flop device 210 in the first clock domain may be an integral part of the logic of the first clock domain, and not exclusively used by the data path circuit.

- [0029] The control circuit 300 for determining the state of the multiplexor control based on the phase relationship between CLOCK\_A and CLOCK\_B is now described in greater detail with respect to Figure 3.
- [0030] As shown in Figure 3, the CLOCK\_A input to control circuit 300 is delayed by approximately a 1/4 clock cycle by a delay line element 310 and then is inverted by inverter device 320, resulting in the equivalent of a 3/4 clock cycle delay. Figure 4 illustrates in greater detail the timing relation between the CLOCK\_A signal 10 and CLOCK\_A\_DELAYED signal 20 where the CLOCK\_A\_DELAYED signal is shown delayed 3/4 of a clock cycle relative to the CLOCK\_A signal.
- [0031] Figure 4 additionally illustrates two of the possible phases for CLOCK\_B relative to CLOCK\_A. For the CLOCK\_B signal 30 in a first embodiment, the phase of CLOCK\_B is substantially identical to CLOCK\_A. In this case, clocking data in Figure 2 directly from flip-flop device 210 to flip-flop device 230 may be unreliable. Therefore, in this case, the control circuit 300 for controlling multiplexor device 240

generates control signal 245 such that the output of flip-flop device 220 is selected as the input to flip-flop device 230. Data launched by the rising edge of CLOCK\_A should be stable at the input to flip-flop device 220 at the falling edge of CLOCK\_B, and therefore reliable operation results.

[0032] Further, in Figure 4, for the case of CLOCK\_B signal 40 in a second embodiment, the phase of CLOCK\_B is opposite of CLOCK\_A. In this case, data is not reliably latched by flip-flop 220 in Figure 2. However, clocking data directly from flip-flop 210 to flip-flop 230 is reliable in this case. Therefore, in this case, the control circuit 300 for controlling multiplexor device 240 generates control signal 245 such that the output of flip-flop device 210 is selected as the input to flip-flop device 230.

[0033] Returning to Figure 3, the CLOCK\_A\_DELAYED signal 20 is clocked into two synchronizer paths 50a, 50b, each path comprising a plurality of serially connected flip-flop devices. Flip-flops 320, 322, 324 of the first synchronizer path 50a are clocked on the rising edge of CLOCK\_B, while flip-flops 330, 332, 334 of the second synchronizer path 50b are clocked on the falling edge of CLOCK\_B. Although each synchronizer path is illustrated as comprising three flip-flop devices in Figure 3, longer chains of comprising

additional serially connected flip-flop devices may be used to improve reliability. For the case of the phase relationship of CLOCK\_B signal 30 in Figure 4, flip-flop devices 320, 322, 324 will consistently latch a '1' value, based on the state of CLOCK\_A\_DELAYED at the input to the first flip-flop 320, while flip-flops 330, 332, 334 will consistently latch a '0' value. For the case of the phase relationship of CLOCK\_B signal 40 in Figure 4, flip-flop devices 320, 322, 324 will consistently latch a '0' value, and flip-flop devices 330, 332, 334 will consistently latch a '1' value.

[0034] As further shown in the control circuit 300 of Figure 3, in the first synchronizing path 50a, there is provided a connected logic circuit comprising a NOR gate 340 and an AND gate 342, each gate respectively producing a signal\_A and signal\_B; and in the second synchronizing path 50b, there is provided a connected logic circuit comprising a NOR gate 344 and an AND gate 346, each gate respectively producing a signal\_C, and signal\_D. These gates are shown as having two inputs, but would have more inputs if the corresponding synchronizer paths had additional stages. The NOR gate 340 of path 50a asserts signal\_A when flip-flop device 322, 324 outputs are all '0';

and AND gate 342 asserts signal\_B when these flip-flop device outputs are all '1'. Likewise, the NOR gate 344 asserts signal\_C when flip-flop device 332, 334 outputs are all '0'; and AND gate 346 asserts signal\_D when these flip-flop device outputs are all '1'.

[0035] According to the invention, the provision of two synchronizer paths 50a, 50b clocked by opposite edges of CLOCK\_B is necessary, because depending on the phase of CLOCK\_B relative to CLOCK\_A\_DELAYED, one or the other of the synchronizers may fail to reliably latch a constant value due to meta-stability and jitter effects of the clock. For example, if the CLOCK\_A\_DELAYED signal transitions coincident with the rising edge of CLOCK\_B, then flip-flop device 320 of the first synchronizer path 50a may sometimes latch '0' and sometimes latch '1', and, as a result both signal\_A and signal\_B would not be asserted. Likewise, if the CLOCK\_A\_DELAYED signal transitions coincident with the falling edge of CLOCK\_B, then flip-flop device 330 may sometimes latch '0' and sometimes latch '1', and as a result both signal\_C and signal\_D would not be asserted. However, only one of these cases can exist for a given phase relationship, and therefore at least one of the synchronizer paths 50a, 50b will provide a reliable

indication of the correct value for the multiplexor selection.

- [0036] As further shown in Figure 3, the signals signal\_A, signal\_B, signal\_C, and signal\_D are input to a 1-bit Finite State Machine (FSM) which is configured to transition to a state '0' in the preferred embodiment if the following Boolean equation is true:  
$$(\text{signal\_A AND signal\_D}) \text{ OR } (\text{signal\_A AND NOT signal\_C AND NOT signal\_D}) \text{ OR } (\text{signal\_D AND NOT signal\_A AND NOT signal\_B})$$
- [0037] This state machine transitions to state '1' in the preferred embodiment if the following Boolean equation is true:  
$$(\text{signal\_B AND signal\_C}) \text{ OR } (\text{signal\_B AND NOT signal\_C AND NOT signal\_D}) \text{ OR } (\text{signal\_C AND NOT signal\_A AND NOT signal\_B})$$
- [0038] Otherwise, the state machine remains in its current state.  
As shown in Figure 3, the state output 245 of this state machine 350 is the multiplexor control signals 245,...245n for input to respective clock crossing buffer circuits 200,...200n of Figure 2. It is understood that for alternate embodiments, the polarity of state transitions may be reversed.
- [0041] The circuit of this invention creates a reliable design be-

cause set up and hold is guaranteed during data transfer from a latch to another. It enables one phase domain to communicate with another phase domain at the same frequency.

- [0042] One application of the invention is integration in a large die having a significant amount of clock skew. Integration of this clock crossing buffer circuit allows the data to re-align with the circuits.
- [0043] Another application of this invention is data phase alignment of data from a localized clock domain associated with one bit of a multi-bit communications channel to a system clock domain that is frequency locked to all bits of the multi-bit communications channel, but may vary in phase with respect to any given bit within the communications channel.
- [0044] While the invention has been particularly shown and described with respect to illustrative and preformed embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in form and details may be made therein without departing from the spirit and scope of the invention which should be limited only by the scope of the appended claims.